

<u>м</u>

FIG.3




FIG.4




FIG.5






FIG.6

INPUT					INTERMEDIATE NODE		OUTPUT		NOTE
CK	D	LSSD-A	LSSD-C	Si	Qм	Qs	Q	Q	NORMAL
L	*	L	L	*	D	Qs-1	Qs	Qs	NORMAL
Н	*	L	L	*	Qм-1	Qм	Qs	Qs	NORMAL
	٦	L	L	*	L	Qм	L	Н	NORMAL
	Ι	L	L	*	Η	Qм	Н	L	NORMAL
L	*	L	Н	*	Qм-1	Qs-1	Qs	Qs	DIAGNOSTIC
Н	*	L	Н	*	Qм-1	Qм	Qs	Qs	DIAGNOSTIC
L	*	Н	Н	L	Н	Qs-1	Qs	Qs	DIAGNOSTIC
L	*	Н	Н	Н	L	Qs-1	Qs	Qs	DIAGNOSTIC
*	*	Н	L	*					PROHIBITED
Н	*	Н	Н	*					PROHIBITED



AC TEST PREVIOUS
PERIOD LEVEL
OUTPUT FIG.8C FIG.8D PATH DELAY AC TEST PERIOD PATH S FIG.8B FIG.8A FF OUTPUT Q Q SIGNAL Q × > N > FF QM NEXT LEVEL S|□ A C B FF INPUT SIGNAL CLOCK TREE INPUT SIGNAL



**FIG.10** 






FIG.11



**FIG.12** 



**FIG.13** 

